Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 3, Issue 1, Pages 67-80
http://dx.doi.org/10.1155/1995/76861

Stepwise Transformation of Algorithms into Array Processor Architectures by the DECOMP

Laboratorium für Informationstechnologie, University of Hannover Schneiderberg 32, Hannover 1 30167, Germany

Received 12 May 1993; Accepted 1 January 1994

Copyright © 1995 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Abstract

A formal approach for the transformation of computation intensive digital signal processing algorithms into suitable array processor architectures is presented. It covers the complete design flow from algorithmic specifications in a high-level programming language to architecture descriptions in a hardware description language. The transformation itself is divided into manageable design steps and implemented in the CAD-tool DECOMP which allows the exploration of different architectures in a short time. With the presented approach data independent algorithms can be mapped onto array processor architectures. To allow this, a known mapping methodology for array processor design is extended to handle inhomogeneous dependence graphs with nonregular data dependences. The implementation of the formal approach in the DECOMP is an important step towards design automation for massively parallel systems.