VLSI Design

VLSI Design / 1998 / Article

Open Access

Volume 6 |Article ID 082084 | https://doi.org/10.1155/1998/82084

A. Asenov, A. R. Brown, S. Roy, J. R. Barker, "Topologically Rectangular Grids in the Parallel Simulation of Semiconductor Devices", VLSI Design, vol. 6, Article ID 082084, 5 pages, 1998. https://doi.org/10.1155/1998/82084

Topologically Rectangular Grids in the Parallel Simulation of Semiconductor Devices


Topologically rectangular grids offer simplicity and efficiency in the design of parallel semiconductor device simulators tailored for mesh connected MIMD platforms. This paper presents several approaches to the generation of topologically rectangular 2D and 3D grids. The effects of the partitioning of such grids on different processor configurations are studied. A simulated annealing algorithm is used to optimise the partitioning of 2D and 3D grids on two dimensional arrays of processors. Problems related to the discretization, parallel matrix generation and solution strategy are discussed. The use of topologically rectangular grids is illustrated through the example of power electronic device simulation.

Copyright © 1998 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

More related articles

 PDF Download Citation Citation
 Order printed copiesOrder

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.