VLSI Design

VLSI Design / 1998 / Article

Open Access

Volume 7 |Article ID 095421 | https://doi.org/10.1155/1998/95421

François S. Verdier, Bertrand Zavidovique, "A High Level Synthesis System for VLSI Image Processing Applications", VLSI Design, vol. 7, Article ID 095421, 16 pages, 1998. https://doi.org/10.1155/1998/95421

A High Level Synthesis System for VLSI Image Processing Applications

Received19 Aug 1994
Accepted10 Mar 1995


We present a VLSI synthesis environment dedicated to the design of image processing architectures. The environment includes a “front-end” data-flow emulator for validation of the algorithms and the RTL-synthesis system called ALPHA. The latter implements a stochastic search in the design space and produces efficient solutions considering the “restricted” domain of concerned applications. Two simulated Annealing (SA) algorithms run in sequence for data-path synthesis (scheduling and module selection) and then for control synthesis and data-path completion (binding). An interesting feature of the first optimization is the use of the data-flow graph regularity to predict the control influence in terms of the future design. A few designs have already been compiled under this environment including a default detector presented here.

Copyright © 1998 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

More related articles

 PDF Download Citation Citation
 Order printed copiesOrder