VLSI Design

VLSI Design / 2007 / Article
Special Issue

Networks-on-Chip

View this Special Issue

Research Article | Open Access

Volume 2007 |Article ID 050285 | https://doi.org/10.1155/2007/50285

Paolo Meloni, Igor Loi, Federico Angiolini, Salvatore Carta, Massimo Barbaro, Luigi Raffo, Luca Benini, "Area and Power Modeling for Networks-on-Chip with Layout Awareness", VLSI Design, vol. 2007, Article ID 050285, 12 pages, 2007. https://doi.org/10.1155/2007/50285

Area and Power Modeling for Networks-on-Chip with Layout Awareness

Academic Editor: Maurizio Palesi
Received01 Nov 2006
Revised02 Feb 2007
Accepted01 Mar 2007
Published30 Apr 2007

Abstract

Networks-on-Chip (NoCs) are emerging as scalable interconnection architectures, designed to support the increasing amount of cores that are integrated onto a silicon die. Compared to traditional interconnects, however, NoCs still lack well established CAD deployment tools to tackle the large amount of available degrees of freedom, starting from the choice of a network topology. “Silicon-aware” optimization tools are now emerging in literature; they select an NoC topology taking into account the tradeoff between performance and hardware cost, that is, area and power consumption. A key requirement for the effectiveness of these tools, however, is the availability of accurate analytical models for power and area. Such models are unfortunately not as available and well understood as those for traditional communication fabrics. Further, simplistic models may turn out to be totally inaccurate when applied to wire dominated architectures; this observation demands at least for a model validation step against placed and routed devices. In this work, given an NoC reference architecture, we present a flow to devise analytical models of area occupation and power consumption of NoC switches, and propose strategies for coefficient characterization which have different tradeoffs in terms of accuracy and of modeling activity effort. The models are parameterized on several architectural, synthesis-related, and traffic variables, resulting in maximum flexibility. We finally assess the accuracy of the models, checking whether they can also be applied to placed and routed NoC blocks.

References

  1. P. Meloni, S. Carta, R. Argiolas, L. Raffo, and F. Angiolini, “Area and power modeling methodologies for networks-on-chip,” in Proceedings of the 1st International Conference on Nano-Networks (Nano-Net '06), Lausanne, Switzerland, September 2006. View at: Google Scholar
  2. W. J. Dally and B. Towles, “Route packets, not wires: on-chip interconnection networks,” in Proceedings of the 38th Design Automation Conference (DAC '01), pp. 684–689, Las Vegas, Nev, USA, June 2001. View at: Google Scholar
  3. L. Benini and G. de Micheli, “Networks on chips: a new SoC paradigm,” Computer, vol. 35, no. 1, pp. 70–78, 2002. View at: Publisher Site | Google Scholar
  4. P. Guerrier and A. Greiner, “A generic architecture for on-chip packet-switched interconnections,” in Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE '00), pp. 250–256, Paris, France, March 2000. View at: Publisher Site | Google Scholar
  5. F. Karim, A. Nguyen, S. Dey, and R. Rao, “On-chip communication architecture for OC-768 network processors,” in Proceedings of the 38th Design Automation Conference (DAC '01), pp. 678–683, Las Vegas, Nev, USA, June 2001. View at: Google Scholar
  6. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, “QNoC: QoS architecture and design process for network on chip,” Journal of Systems Architecture, vol. 50, no. 2-3, pp. 105–128, 2004. View at: Publisher Site | Google Scholar
  7. T. Bjerregaard and J. Sparsø, “scheduling discipline for latency and bandwidth guarantees in asynchronous network-on-chip,” in Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC '05), pp. 34–43, New York, NY, USA, March 2005. View at: Publisher Site | Google Scholar
  8. F. Angiolini, P. Meloni, D. Bertozzi, L. Benini, S. Carta, and L. Raffo, “Networks on chips: a synthesis perspective,” in Proceedings of the International Conference on Parallel Computing (ParCo '05), pp. 745–752, Malaga, Spain, September 2005. View at: Google Scholar
  9. J. Hu and R. Marculescu, “Energy-aware mapping for tile-based NoC architectures under performance constraints,” in Proceedings of the Conference on Asia and South Pacific Design Automation (ASP-DAC '03), pp. 233–239, Kitakyushu, Japan, January 2003. View at: Publisher Site | Google Scholar
  10. S. Murali and G. de Micheli, “SUNMAP: a tool for automatic topology selection and generation for NoCs,” in Proceedings of the 41st Design Automation Conference (DAC '04), pp. 914–919, San Diego, Calif, USA, June 2004. View at: Publisher Site | Google Scholar
  11. D. Brooks, V. Tiwari, and M. Martonosi, “Wattch: a framework for architectural-level power analysis and optimizations,” in Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA '00), pp. 83–94, Vancouver, BC, Canada, June 2000. View at: Google Scholar
  12. W. Ye, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, “The design and use of simplepower: a cycle-accurate energy estimation tool,” in Proceedings of the 37th Conference on Design Automation (DAC '00), pp. 340–345, Los Angeles, Calif, USA, June 2000. View at: Google Scholar
  13. A. Bona, V. Zaccaria, and R. Zafalon, “System level power modeling and simulation of high-end industrial network-on-chip,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE '04), vol. 3, pp. 318–323, Paris, France, February 2004. View at: Publisher Site | Google Scholar
  14. J. S. Kim, M. B. Taylor, J. Miller, and D. Wentzlaff, “Energy characterization of a tiled architecture processor with on-chip networks,” in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED '03), pp. 424–427, Seoul, Korea, August 2003. View at: Google Scholar
  15. H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik, “Orion: a power-performance simulator for interconnection networks,” in Proceedings of the 35th Annual ACM/IEEE International Symposium on Microarchitecture (MICRO '02), pp. 294–305, IEEE Computer Society Press, Istanbul, Turkey, November 2002. View at: Publisher Site | Google Scholar
  16. H.-S. Wang, L.-S. Peh, and S. Malik, “A technology-aware and energy-oriented topology exploration for on-chip networks,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '05), vol. 2, pp. 1238–1243, Munich, Germany, March 2005. View at: Publisher Site | Google Scholar
  17. N. Eisley and L.-S. Peh, “High-level power analysis of on-chip networks,” in Proceedings of the 7th International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES '04), pp. 104–115, Washington, DC, USA, September 2004. View at: Publisher Site | Google Scholar
  18. J. Chan and S. Parameswaran, “NoCEE: energy macro-model extraction methodology for network on chip routers,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '05), pp. 254–259, San Jose, Calif, USA, November 2005. View at: Publisher Site | Google Scholar
  19. G. Palermo and C. Silvano, “PIRATE: a framework for power/performance exploration of network-on-chip architectures,” in Proceedings of the 14th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS '04), pp. 521–531, Santorini, Greece, September 2004. View at: Google Scholar
  20. T. T. Ye, L. Benini, and G. de Micheli, “Analysis of power consumption on switch fabrics in network routers,” in Proceedings of the 39th Design Automation Conference (DAC '02), pp. 524–529, New Orleans, La, USA, June 2002. View at: Publisher Site | Google Scholar
  21. C. S. Patel, S. M. Chai, S. Yalamanchili, and D. E. Schimmel, “Power constrained design of multiprocessor interconnection networks,” in Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD '97), pp. 408–416, Austin, Tex, USA, October 1997. View at: Publisher Site | Google Scholar
  22. H. Zhang, M. Wan, V. George, and J. Rabaey, “Interconnect architecture exploration for low-energy reconfigurable single-chip DSPs,” in Proceedings of the IEEE Computer Society Workshop on VLSI '99 (IWV '99), pp. 2–8, Orlando, Fla, USA, April 1999. View at: Publisher Site | Google Scholar
  23. F. Angiolini, P. Meloni, S. Carta, L. Benini, and L. Raffo, “Contrasting a NoC and a traditional interconnect fabric with layout awareness,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '06), vol. 1, pp. 124–129, Munich, Germany, March 2006. View at: Google Scholar
  24. Synopsys Inc., “Design Compiler,” http://www.synopsys.org/. View at: Google Scholar
  25. Mentor Graphics, “ModelSim,” http://www.model.com/. View at: Google Scholar
  26. Synopsys Inc., “PrimePower,” http://www.synopsys.org/. View at: Google Scholar
  27. M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, and R. Zafalon, “Analyzing on-chip communication in a MPSoC environment,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE '04), vol. 2, pp. 752–757, Paris, France, February 2004. View at: Publisher Site | Google Scholar

Copyright © 2007 Paolo Meloni et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.


More related articles

 PDF Download Citation Citation
 Order printed copiesOrder
Views150
Downloads556
Citations

Related articles