A Video Specific Instruction Set Architecture for ASIP design

Shen, Zheng; He, Hu; Zhang, Yanjun; Sun, Yihe

doi:https://doi.org/10.1155/2007/58431

VLSI Design

On this page

Abstract References Copyright Related Articles

Research Article | Open Access

Volume 2007 | Article ID 058431 | https://doi.org/10.1155/2007/58431

A Video Specific Instruction Set Architecture for ASIP design

Zheng Shen,¹Hu He,¹Yanjun Zhang,¹and Yihe Sun¹

Academic Editor: Sheldon Tan

Received09 May 2007

Revised02 Aug 2007

Accepted14 Sept 2007

Published15 Nov 2007

Abstract

This paper describes a novel video specific instruction set architecture for ASIP design. With single instruction multiple data (SIMD) instructions, two destination modes, and video specific instructions, an instruction set architecture is introduced to enhance the performance for video applications. Furthermore, we quantify the improvement on H.263 encoding. In this paper, we evaluate and compare the performance of VS-ISA, other DSPs (digital signal processors), and conventional SIMD media extensions in the context of video coding. Our evaluation results show that VS-ISA improves the processor's performance by approximately 5x on H.263 encoding, and VS-ISA outperforms other architectures by 1.6x to 8.57x in computing IDCT.

References

I. Kuroda and T. Nishitani, “Multimedia processors,” Proceedings of the IEEE, vol. 86, no. 6, pp. 1203–1221, 1998.
View at: Google Scholar
R. E. Gonzalez, “Xtensa: A Configurable and Extensible Processor,” IEEE Micro, vol. 20, no. 2, pp. 60–70, 2000.
View at: Google Scholar
M. Gries and K. Keutzer, Building ASIPs: The MESCAL Methodology, Springer, New York, NY, USA, 2005.
P. Ienne and R. Leupers, “Customizable Embedded Processor: Design Technologies and Applications,” in Elsevier Morgan Kaufmann, San Francisco, Calif, USA, 2006.
View at: Google Scholar
K. Kucukcakar, “ASIP design methodology for embedded systems,” in Proceedings of the 7th International Workshop on Hardware/Software Codesign (CODES '99), pp. 17–21, May 1999.
View at: Google Scholar
R. B. Lee, “Multimedia extensions for general-purpose processors,” in Proceedings of IEEE Workshop on Signal Processing Systems: Design and Implementation (SIPS '97), pp. 9–23, November 1997.
View at: Google Scholar
SPRA018, Texas Instruments Inc.
N. Seshan and W. Sites, “High velociTI processing,” IEEE Signal Processing Magazine, vol. 15, no. 2, pp. 86–101, 1998.
View at: Google Scholar
J. T. J. van Eijndhoven, F. W. Sijstermans, K. A. Vissers et al., “TriMedia CPU64 architecture,” in Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD '99), pp. 586–592, Austin, Tex, USA, October 1999.
View at: Google Scholar
Intel MMX technology application notes, “Using MMX Instructions in a Fast iDCT Algorithm for MPEG Decoding,” http://www.intel.com/drg/mmx/appnotes/ap528.htm.
View at: Google Scholar
PowerPC: Altivec Performance Table, 1997, http://developer.apple.com/hardware/altivec/performance-Table.html.
R. Lee, “Effectiveness of the MAX-2 multimedia extensions for PA-RISC 2.0 processors,” in Hot Chips IX Symposium, pp. 135–148, Palo Alto, Calif, USA, August 1997.
View at: Google Scholar
Y. Zhang, H. He, Z. Zhou, X. Yang, and Y. Sun, “A scalable DSP System for ASIP design,” in Proceedings of the 8th International Conference on Solid-State and Integrated Circuit Technology (ICSICT '06), San Francisco, Calif, USA, October 2006.
View at: Google Scholar
H. Liao and A. Wolfe, “Available parallelism in video applications,” in Proceedings of the 13th Annual International Symposium on Microarchitecture, pp. 321–329, December 1997.
View at: Google Scholar
Y. Zhang, H. He, and Y. Sun, “A New Register File Access Architecture for Software Pipelining in VLIW processors,” in Asia and South Pacific Design Automation Conference (ASPDAC), January 2005.
View at: Google Scholar
W. Chen, C. Harrison, and S. C. Fralick, “A fast computational algorithm for the discrete cosine transform,” IEEE Transactions on Communications, vol. 25, no. 9, pp. 1004–1011, 1977.
View at: Google Scholar
C. Loeffer, A. Ligtenberg, and G. S. Moschytz, “Practical fast 1-D DCT algorithms with 11 multiplications,” in Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP '89), vol. 2, pp. 988–991, May 1989.
View at: Google Scholar

Copyright

Copyright © 2007 Zheng Shen et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

PDF Download Citation Order printed copies

Views

404

Downloads

734

Citations