Low-Power Fully Integrated CMOS DTV Tuner Front-End for ATSC Terrestrial Broadcasting

Xiao, Jianhong; Zhang, Guang; Li, Tianwei; Silva-Martinez, Jose

doi:https://doi.org/10.1155/2007/71974

VLSI Design

On this page

Abstract References Copyright Related Articles

Research Article | Open Access

Volume 2007 | Article ID 071974 | https://doi.org/10.1155/2007/71974

Low-Power Fully Integrated CMOS DTV Tuner Front-End for ATSC Terrestrial Broadcasting

Jianhong Xiao,¹Guang Zhang,¹Tianwei Li,¹and Jose Silva-Martinez¹

Academic Editor: Adoracion Rueda

Received07 Sept 2006

Revised15 Dec 2006

Accepted19 Dec 2006

Published13 Mar 2007

Abstract

A low-cost low-power DTV tuner for current digital television application is described. In order to increase integration level and reduce power consumption for off-air DTV tuner application, an SAW-filterless tuner front-end architecture is adopted. As a part of the concept, key building blocks for this architecture are implemented on a main stream 0.35 μm CMOS technology. Experimental measurements for the prototype chip validate the system architecture; the prototype consumes 300 mw and achieves 45 dB of image rejection ratio within the entire 750 MHz frequency band.

References

United States Advanced Television Systems Committee, “ATSC Digital Television Standard,” September 1995.
View at: Google Scholar
I. Mehr, S. Rose, and S. Nesterenko et al., “A dual-conversion tuner for multi-standard terrestrial and cable reception,” in IEEE Symposium on VLSI Circuits, Digest of Technical Papers, pp. 340–343, Kyoto, Japan, June 2005.
View at: Publisher Site | Google Scholar
L. Connell, N. Hollenbeck, and M. Bushman et al., “A CMOS broadband tuner IC,” in IEEE International Solid-State Circuits Conference, Digest of Technical Papers (ISSCC '02), pp. 400–401, San Francisco, Calif, USA, February 2002.
View at: Google Scholar
N. Scheinberg, R. Michels, and V. Fedoroff et al., “A GaAs up converter integrated circuit for a double conversion cable TV “set-top” tuner,” IEEE Journal of Solid-State Circuits, vol. 29, no. 6, pp. 688–692, 1994.
View at: Publisher Site | Google Scholar
L. Der and B. Razavi, “A 2-GHz CMOS image-reject receiver with LMS calibration,” IEEE Journal of Solid-State Circuits, vol. 38, no. 2, pp. 167–175, 2003.
View at: Publisher Site | Google Scholar
J. van Sinderen, F. Seneschal, and E. Stikvoort et al., “A 48-860MHz digital cable tuner IC with integrated RF and IF selectivity,” in IEEE International Solid-State Circuits Conference, Digest of Technical Papers (ISSCC '03), pp. 444–506, San Francisco, Calif, USA, February 2003.
View at: Google Scholar
J. Crols and M. S. J. Steyaert, “A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology,” IEEE Journal of Solid-State Circuits, vol. 30, no. 12, pp. 1483–1492, 1995.
View at: Publisher Site | Google Scholar
F. Behbahani, Y. Kishigami, J. Leete, and A. A. Abidi, “CMOS mixers and polyphase filters for large image rejection,” IEEE Journal of Solid-State Circuits, vol. 36, no. 6, pp. 873–887, 2001.
View at: Publisher Site | Google Scholar
M. Dawkins, A. P. Burdett, and N. Cowley, “A single-chip tuner for DVB-T,” IEEE Journal of Solid-State Circuits, vol. 38, no. 8, pp. 1307–1317, 2003.
View at: Publisher Site | Google Scholar
D. Saias, F. Montaudon, and E. Andre et al., “A 0.12um CMOS DVB-T tuner,” in IEEE International Solid-State Circuits Conference, Digest of Technical Papers (ISSCC '05), pp. 430–431, San Francisco, Calif, USA, February 2005.
View at: Google Scholar
S. Azuma, H. Kawamura, and S. Kawama et al., “A digital terrestrial television (ISDB-T) tuner for mobile applications,” in IEEE International Solid-State Circuits Conference, Digest of Technical Papers (ISSCC '04), vol. 1, pp. 278–279, San Francisco, Calif, USA, February 2004.
View at: Publisher Site | Google Scholar
B. Razavi, RF Microelectronics, Prentice-Hall PTR, Englewood Cliffs, NJ, USA, 1997.
View at: Google Scholar
H. Ma, S. J. Fang, F. Lin, and H. Nakamura, “Novel active differential phase splitters in RFIC for wireless applications,” IEEE Transactions on Microwave Theory and Techniques, vol. 46, no. 12, part 2, pp. 2597–2603, 1998.
View at: Publisher Site | Google Scholar
M. S. J. Steyaert, J. Janssens, B. De Muer, M. Borremans, and N. Itoh, “A 2-V CMOS cellular transceiver front-end,” IEEE Journal of Solid-State Circuits, vol. 35, no. 12, pp. 1895–1907, 2000.
View at: Publisher Site | Google Scholar
C.-Y. Chou and C.-Y. Wu, “The design of wideband and low-power CMOS active polyphase filter and its application in RF double-quadrature receivers,” IEEE Transactions on Circuits and Systems I, vol. 52, no. 5, pp. 825–833, 2005.
View at: Publisher Site | Google Scholar
J. Crols and M. S. J. Steyaert, “A 1.5 GHz highly linear CMOS downconversion mixer,” IEEE Journal of Solid-State Circuits, vol. 30, no. 7, pp. 736–742, 1995.
View at: Publisher Site | Google Scholar
B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill Higher Education, New York, NY, USA, International edition, 2001.
View at: Google Scholar
A. N. Mohieldin, E. Sánchez-Sinencio, and J. Silva-Martinez, “A 2.7-V 1.8-GHz fourth-order tunable LC bandpass filter based on emulation of magnetically coupled resonators,” IEEE Journal of Solid-State Circuits, vol. 38, no. 7, pp. 1172–1181, 2003.
View at: Publisher Site | Google Scholar

Copyright

Copyright © 2007 Jianhong Xiao et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

PDF Download Citation Order printed copies

Views

351

Downloads

855

Citations