Networks-on-ChipView this Special Issue
Research Article | Open Access
Zvika Guz, Isask'har Walter, Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny, "Network Delays and Link Capacities in Application-Specific Wormhole NoCs", VLSI Design, vol. 2007, Article ID 090941, 15 pages, 2007. https://doi.org/10.1155/2007/90941
Network Delays and Link Capacities in Application-Specific Wormhole NoCs
Network-on-chip- (NoC-) based application-specific systems on chip, where information traffic is heterogeneous and delay requirements may largely vary, require individual capacity assignment for each link in the NoC. This is in contrast to the standard approach of on- and off-chip interconnection networks which employ uniform-capacity links. Therefore, the allocation of link capacities is an essential step in the automated design process of NoC-based systems. The algorithm should minimize the communication resource costs under Quality-of-Service timing constraints. This paper presents a novel analytical delay model for virtual channeled wormhole networks with nonuniform links and applies the analysis in devising an efficient capacity allocation algorithm which assigns link capacities such that packet delay requirements for each flow are satisfied.
- P. Guerrier and A. Greiner, “A generic architecture for on-chip packet-switched interconnections,” in Proceedings of Design, Automation and Test in Europe Conference ands Exhibition (DATE '00), pp. 250–256, Paris, France, March 2000.
- W. J. Dally and B. Towles, “Route packets, not wires: on-chip interconnection networks,” in Proceedings of the 38th Design Automation Conference (DAC '01), pp. 684–689, Las Vegas, Nev, USA, June 2001.
- S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. de Micheli, “A methodology for mapping multiple use-cases onto networks on chips,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '06), vol. 1, pp. 118–123, Munich, Germany, March 2006.
- E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, “QNoC: QoS architecture and design process for network on chip,” Journal of Systems Architecture, vol. 50, no. 2-3, pp. 105–128, 2004, special issue on network on chip.
- D. Bertozzi, A. Jalabert, S. Murali et al., “NoC synthesis flow for customized domain specific multiprocessor systems-on-chip,” IEEE Transactions on Parallel and Distributed Systems, vol. 16, no. 2, pp. 113–129, 2005.
- J. Henkel, W. Wolf, and S. Chakradhar, “On-chip networks: a scalable, communication-centric embedded system design paradigm,” in Proceedings of the 17th International Conference on VLSI Design (VLSID '04), vol. 17, pp. 845–851, Mumbai, India, January 2004.
- K. Srinivasan, K. S. Chatha, and G. Konjevod, “An automated technique for topology and route generation of application specific on-chip interconnection networks,” in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD '05), pp. 231–237, San Jose, Calif, USA, November 2005.
- M. K.-F. Schäfer, T. Hollstein, H. Zimmer, and M. Glesner, “Deadlock-free routing and component placement for irregular mesh-based networks-on-chip,” in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD '05), pp. 238–245, San Jose, Calif, USA, November 2005.
- M. Palesi, S. Kumar, and R. Holsmark, “A method for router table compression for application specific routing in mesh topology NoC architectures,” in Proceedings of the 6th International Workshop on Architectures, Modeling, and Simulation (SAMOS '06), pp. 373–384, Samos, Greece, July 2006.
- K. Goossens, J. Dielissen, O. P. Gangwal, S. G. Pestana, A. Rǎdulescu, and E. Rijpkema, “A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification,” in Proceedings of Design, Automation and Test in Europe (DATE '05), vol. 2, pp. 1182–1187, Munich, Germany, March 2005.
- J. Hu and R. Marculescu, “Application-specific buffer space allocation for networks-on-chip router design,” in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD '04), pp. 354–361, San Jose, Calif, USA, November 2004.
- F. Moraes, N. Calazans, A. Mello, L. Möller, and L. Ost, “HERMES: an infrastructure for low area overhead packet-switching networks on chip,” Integration, the VLSI Journal, vol. 38, no. 1, pp. 69–93, 2004.
- M. Dall'Osso, G. Biccari, L. Giovannini, D. Bertozzi, and L. Benini, “XPIPES: a latency insensitive parameterized network-on-chip architecture for multi-processor SoCs,” in Proceedings of the 21st International Conference on Computer Design (ICCD '03), pp. 536–539, San Jose, Calif, USA, October 2003.
- M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch, “The Nostrum backbone-a communication protocol stack for networks on chip,” in Proceedings of the 17th International Conference on VLSI Design (VLSID '04), pp. 693–696, Mumbai, India, January 2004.
- M. Coenen, S. Murali, A. Ruadulescu, K. Goossens, and G. de Micheli, “A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control,” in Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis, pp. 130–135, Seoul, Korea, October 2006.
- G. Ascia, V. Catania, and M. Palesi, “Multi-objective mapping for mesh-based NoC architectures,” in Proceedings of the 2nd International Conference on Hardware/Software Codesign and Systems Synthesis, pp. 182–187, Stockholm, Sweden, September 2004.
- S. Murali and G. de Micheli, “SUNMAP: a tool for automatic topology selection and generation for NoCs,” in Proceedings of the 41st Design Automation Conference, pp. 914–919, San Diego, Calif, USA, June 2004.
- U. Y. Ogras and R. Marculescu, ““It's a small world after all”: NoC performance optimization via long-range link insertion,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 7, pp. 693–706, 2006.
- N. Banerjee, P. Vellanki, and K. S. Chatha, “A power and performance model for network-on-chip architectures,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '04), vol. 2, pp. 1250–1255, Paris, France, February 2004.
- W. J. Dally and C. J. Seitz, “The torus routing chip,” Distributed Computing, vol. 1, no. 4, pp. 187–196, 1986.
- W. J. Dally, “Virtual-channel flow control,” in Proceedings of the 17th Annual International Symposium on Computer Architecture (ISCA '90), pp. 60–68, Seattle, Wash, USA, June 1990.
- H. Sarbazi-Azad, A. Khonsari, and M. Ould-khaoua, “Performance analysis of deterministic routing in wormhole -ary -cubes with virtual channels,” Journal of Interconnection Networks, vol. 3, no. 1-2, pp. 67–73, 2002.
- S. Loucif and M. Ould-Khaoua, “Modeling latency in deterministic wormhole-routed hypercubes under hot-spot traffic,” Journal of Supercomputing, vol. 27, no. 3, pp. 265–278, 2004.
- C. Roche, P Palnati, M. Gerla, F. Neri, and E. Leonardi, “Performance of congestion control mechanisms in wormhole routing networks,” in Proceedings of the 16th Annual Joint Conference of the IEEE Computer and Communications Societies, Driving the Information Revolution (INFOCOM '97), vol. 3, pp. 1365–1372, Kobe, Japan, April 1997.
- J. Kim and C. R. Das, “Hypercube communication delay with wormhole routing,” IEEE Transactions on Computers, vol. 43, no. 7, pp. 806–814, 1994.
- R. I. Greenberg and L. Guan, “Modeling and comparison of wormhole routed mesh and torus networks,” in Proceedings of the 9th IASTED Iasted International Conference on Parallel and Distributed Computing Systems, Washington, DC, USA, October 1997.
- B. Ciciani, M. Colajanni, and C. Paolucci, “Performance evaluation of deterministic wormhole routing in -ary -cubes,” Parallel Computing, vol. 24, no. 14, pp. 2053–2075, 1998.
- J. T. Draper and J. Ghosh, “A comprehensive analytical model for wormhole routing in multicomputer systems,” Journal of Parallel and Distributed Computing, vol. 23, no. 2, pp. 202–214, 1994.
- W. J. Dally, “Performance analysis of -ary -cube interconnection networks,” IEEE Transactions on Computers, vol. 39, no. 6, pp. 775–785, 1990.
- L. Kleinrock, Queuing Systems, Volume 1: Theory, John Wiley & Sons, New York, NY, USA, 1975.
- J. P. Fishburn and A. E. Dunlop, “TILOS: a posynomial programming approach to transistor sizing,” in Proceedings of the IEEE International Conference on Computer Aided Design (ICCAD '85), pp. 326–328, Santa Clara, Calif, USA, November 1985.
- E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, “Cost considerations in network on chip,” Integration, the VLSI Journal, vol. 38, no. 1, pp. 19–42, 2004.
- E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, “Routing table minimization for irregular mesh NoCs,” in Proceedings of Design Automation and Test in Europe (DATE '07), Nice, France, March 2007.
- OPNET modeler, http://www.opnet.com/.
Copyright © 2007 Zvika Guz et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.