Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2007 (2007), Article ID 95348, 17 pages
http://dx.doi.org/10.1155/2007/95348
Research Article

Stochastic Communication: A New Paradigm for Fault-Tolerant Networks-on-Chip

Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh 15213-3890, PA, USA

Received 12 December 2006; Accepted 6 February 2007

Academic Editor: Maurizio Palesi

Copyright © 2007 Paul Bogdan et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Citations to this Article [35 citations]

The following is the list of published articles that have cited the current article.

  • Radu Marculescu, and Paul Bogdan, “The Chip is the network: Toward a science of network-on-chip design,” Foundations and Trends in Electronic Design Automation, vol. 2, no. 4, pp. 371–461, 2007. View at Publisher · View at Google Scholar
  • Naresh R. Shanbhag, Subhasish Mitra, Gustavode de Veciana, Michael Orshansky, Radu Marculescu, Jaijeet Roychowdhury, Douglas Jones, and Jan M. Rabaey, “The Search for Alternative Computational Paradigms,” IEEE Design & Test of Computers, vol. 25, no. 4, pp. 334–343, 2008. View at Publisher · View at Google Scholar
  • Radu Marculescu, Umit Y. Ogras, Li-Shiuan Peh, Natalie Enright Jerger, and Yatin Hoskote, “Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 1, pp. 3–21, 2009. View at Publisher · View at Google Scholar
  • Adán Kohler, and Martin Radetzki, “Fault-tolerant architecture and deflection routing for degradable NoC switches,” Proceedings - 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, NoCS 2009, pp. 22–31, 2009. View at Publisher · View at Google Scholar
  • Teijo Lehtonen, Pasi Liljeberg, and Juha Plosila, “Fault tolerant distributed routing algorithms for mesh networks-on-chip,” 2009 International Symposium on Signals, Circuits and Systems, ISSCS 2009, 2009. View at Publisher · View at Google Scholar
  • Safaei, Shantia, Khonsari, and Ould-Khaoua, “The effects of traffic patterns on power consumption of torus-connected NoCs with faults,” International Conference on Scalable Computing and Communications - The 8th International Conference on Embedded Computing, ScalCom-EmbeddedCom 2009, pp. 627–632, 2009. View at Publisher · View at Google Scholar
  • Adán Kohler, Gert Schley, and Martin Radetzki, “Fault Tolerant Network on Chip Switching With Graceful Performance Degradation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 29, no. 6, pp. 883–896, 2010. View at Publisher · View at Google Scholar
  • Yonghui Li, and Huaxi Gu, “Fault tolerant routing algorithm based on the artificial potential field model in Network-on-Chip,” Applied Mathematics And Computation, vol. 217, no. 7, pp. 3226–3235, 2010. View at Publisher · View at Google Scholar
  • Girish Vishnu Varatkar, Sriram Narayanan, Naresh R. Shanbhag, and Douglas L. Jones, “Stochastic Networked Computation,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 10, pp. 1421–1432, 2010. View at Publisher · View at Google Scholar
  • Paul Bogdan, and Radu Marculescu, “Hitting time analysis for fault-tolerant communication at nanoscale in future multiprocessor platforms,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 8, pp. 1197–1210, 2011. View at Publisher · View at Google Scholar
  • Martin Radetzki, “Fault-tolerant differential Q routing in arbitrary NoC topologies,” Proceedings - 2011 IFIP 9th International Conference on Embedded and Ubiquitous Computing, EUC 2011, pp. 33–40, 2011. View at Publisher · View at Google Scholar
  • Neishaburi, and Zeljko Zilic, “ERAVC: Enhanced reliability aware NoC router,” Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011, pp. 591–596, 2011. View at Publisher · View at Google Scholar
  • Andrew Deorio, David Fick, Valeria Bertacco, Dennis Sylvester, David Blaauw, Jin Hu, and Gregory Chen, “A reliable routing architecture and algorithm for NoCs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 31, no. 5, pp. 726–739, 2012. View at Publisher · View at Google Scholar
  • Nitin Nitin, and Durg Singh Chauhan, “Stochastic communication for application-specific Networks-on-Chip,” Journal of Supercomputing, vol. 59, no. 2, pp. 779–810, 2012. View at Publisher · View at Google Scholar
  • Wen-Chung Tsai, Ying-Cherng Lan, Yu-Hen Hu, and Sao-Jie Chen, “Networks on Chips: Structure and Design Methodologies,” Journal of Electrical and Computer Engineering, vol. 2012, pp. 1–15, 2012. View at Publisher · View at Google Scholar
  • M.H. Neishaburi, and Zeljko Zilic, “NISHA: A fault-tolerant NoC router enabling deadlock-free Interconnection of Subnets in Hierarchical Architectures,” Journal of Systems Architecture, 2013. View at Publisher · View at Google Scholar
  • Chaochao Feng, Xueqian Zhao, and Axel Jantsch, “Methods for Fault Tolerance in Networks-on-Chip,” Acm Computing Surveys, vol. 46, no. 1, 2013. View at Publisher · View at Google Scholar
  • Zhiyang Guo, Yuanyuan Yang, and Zhemin Zhang, “Efficient All-to-All Broadcast in Gaussian On-Chip Networks,” Ieee Transactions On Computers, vol. 62, no. 10, pp. 1959–1971, 2013. View at Publisher · View at Google Scholar
  • Bisrat Tafesse, and Venkatesan Muthukumar, “Framework for Simulation of Heterogeneous MpSoC for Design Space Exploration,” VLSI Design, vol. 2013, pp. 1–16, 2013. View at Publisher · View at Google Scholar
  • Samuel Rodrigo, Davide Bertozzi, Tor Skeie, Francisco Gilabert, Alessandro Strano, and Frank Olaf Sem-Jacobsen, “Enabling Power Efficiency through Dynamic Rerouting On-Chip,” Acm Transactions On Embedded Computing Systems, vol. 12, no. 4, 2013. View at Publisher · View at Google Scholar
  • Saleh Fakhrali, and Hamid R. Zarandi, “Fxy: A Hierarchical Routing Algorithm To Balance Performance And Fault Tolerance In Networks-On-Chip,” Journal of Circuits, Systems and Computers, pp. 1450146, 2014. View at Publisher · View at Google Scholar
  • Hao Shu, Pei-jun Ma, Jiang-yi Shi, Zhao Xu, and Lin-an Yang, “SRNoC: A novel high performance Shared-Resource routing scheme for Network-on-Chip,” Microelectronics Journal, vol. 45, no. 8, pp. 1103–1117, 2014. View at Publisher · View at Google Scholar
  • Qianqi Le, Guowu Yang, William N. N. Hung, Xiaoyu Song, and Xinpeng Zhang, “Pareto optimal mapping for tile-based network-on-chip under reliability constraints,” International Journal of Computer Mathematics, pp. 1–18, 2014. View at Publisher · View at Google Scholar
  • Akram Ben Ahmed, and Abderazek Ben Abdallah, “Graceful deadlock-free fault-tolerant routing algorithm for 3D Network-on-Chip architectures,” Journal of Parallel and Distributed Computing, vol. 74, no. 4, pp. 2229–2240, 2014. View at Publisher · View at Google Scholar
  • Radu Andrei Stefan, Anca Molnos, and Kees Goossens, “DAElite: A TDM NoC supporting QoS, multicast, and fast connection Set-Up,” IEEE Transactions on Computers, vol. 63, no. 3, pp. 583–594, 2014. View at Publisher · View at Google Scholar
  • Xiaona Xie, Qingxin Zhu, Zhengwei Chang, and Wei Jiang, “Reliability-aware mapping and links voltage assignment for energy-efficient networks-on-chip,” High Technology Letters, vol. 20, no. 2, pp. 201–207, 2014. View at Publisher · View at Google Scholar
  • Vivek Kumar Sehgal, “Markovian Models Based Stochastic Communication in Networks-in-Package,” IEEE Transactions on Parallel and Distributed Systems, vol. 26, no. 10, pp. 2806–2821, 2015. View at Publisher · View at Google Scholar
  • Ritesh Parikh, and Valeria Bertacco, “Resource Conscious Diagnosis and Reconfiguration for NoC Permanent Faults,” IEEE Transactions on Computers, vol. 65, no. 7, pp. 2241–2256, 2016. View at Publisher · View at Google Scholar
  • Saleh Fakhrali, and Hamid R. Zarandi, “Double Stairs: A Fault-Tolerant Routing Algorithm for Networks-on-Chip,” Journal of Circuits, Systems and Computers, pp. 1650065, 2016. View at Publisher · View at Google Scholar
  • Abbas Dehghani, and Kamal Jamshidi, “A Novel Approach to Optimize Fault-Tolerant Hybrid Wireless Network-on-Chip Architectures,” ACM Journal on Emerging Technologies in Computing Systems, vol. 12, no. 4, pp. 1–37, 2016. View at Publisher · View at Google Scholar
  • Taimour Wehbe, and Xiaofang Wang, “Secure and Dependable NoC-Connected Systems on an FPGA Chip,” IEEE Transactions on Reliability, vol. 65, no. 4, pp. 1852–1863, 2016. View at Publisher · View at Google Scholar
  • Dong Xiang, and Kele Shen, “A New Unicast-Based Multicast Scheme for Network-on-Chip Router and Interconnect Testing,” Acm Transactions On Design Automation Of Electronic Systems, vol. 21, no. 2, 2016. View at Publisher · View at Google Scholar
  • Muhammad Athar Javed Sethi, Fawnizu Azmadi Hussin, and Nor Hisham Hamid, “Bio-inspired fault tolerant network on chip,” Integration, the VLSI Journal, vol. 58, pp. 155–166, 2017. View at Publisher · View at Google Scholar
  • Katherine Shu-Min Li, and Sying-Jyan Wang, “Design methodology of fault-Tolerant custom 3D network-on-chip,” ACM Transactions on Design Automation of Electronic Systems, vol. 22, no. 4, 2017. View at Publisher · View at Google Scholar
  • Minghua Tang, Xiaola Lin, and Maurizio Palesi, “The Repetitive Turn Model for Adaptive Routing,” IEEE Transactions on Computers, vol. 66, no. 1, pp. 138–146, 2017. View at Publisher · View at Google Scholar