Table of Contents
VLSI Design
Volume 2008, Article ID 512746, 8 pages
http://dx.doi.org/10.1155/2008/512746
Research Article

VLSI Implementation of Hybrid Wave-Pipelined 2D DWT Using Lifting Scheme

Department of ECE, National Institute of Technology, Tiruchirapalli 620015, India

Received 24 July 2007; Revised 4 March 2008; Accepted 5 June 2008

Academic Editor: Tsutomu Sasao

Copyright © 2008 G. Seetharaman et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. G. Martin and H. Chang, “System-on-chip design,” in Proceedings of the 4th International Conference on ASIC (ASICON'01), pp. 12–17, Shanghai, China, October 2001. View at Publisher · View at Google Scholar
  2. B. A. Draper, J. R. Beveridge, A. P. W. Bohm, C. Ross, and M. Chawathe, “Accelerated image processing on FPGAs,” IEEE Transactions on Image Processing, vol. 12, no. 12, pp. 1543–1551, 2003. View at Publisher · View at Google Scholar
  3. G. Lakshminarayanan, B. Venkataramani, J. S. Kumar, A. K. Yousuf, and G. Sriram, “Design and FPGA implementation of image block encoders with 2D-DWT,” in Proceedings of IEEE Conference on Convergent Technologies for Asia-Pacific Region (TENCON '03), vol. 3, pp. 1015–1019, Bangalore, India, October 2003. View at Publisher · View at Google Scholar
  4. K. K. Parhi, VLSI Signal Processing Systems, John Wiley & Sons, New York, NY, USA, 1999.
  5. I. Daubechies and W. Sweldens, “Factoring wavelet transforms into lifting steps,” Journal of Fourier Analysis and Applications, vol. 4, no. 3, pp. 247–269, 1998. View at Publisher · View at Google Scholar
  6. T. Aharya and P.-S. Tsai, JPEG2000 Standard for Image Compression Concepts, Algorithms and VLSI Architectures, John Wiley & Sons, New York, NY, USA, 2005.
  7. C. T. Gray, W. Liu, and R. K. Cavin III, Wave-Pipelining: Theory and CMOS Implementation, Kluwer Academic Publishers, Dordrecht, The Netherlands, 1994.
  8. W. P. Burleson, M. Ciesielski, F. Klass, and W. Liu, “Wave-pipelining: a tutorial and research survey,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 6, no. 3, pp. 464–474, 1998. View at Publisher · View at Google Scholar
  9. E. I. Boemo, S. Lopez-Buedo, and J. M. Meneses, “Wave pipelines via look-up tables,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '96), vol. 4, pp. 185–188, Atlanta, Ga, USA, May 1996. View at Publisher · View at Google Scholar
  10. G. Lakshminarayanan and B. Venkataramani, “Optimization techniques for FPGA-based wave-pipelined DSP blocks,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 7, pp. 783–793, 2005. View at Publisher · View at Google Scholar
  11. Altera documentation library, Altera Corporation, San Jose, Calif, USA, 2003.
  12. Xilinx documentation library, Xilinx Corporation, San Jose, Calif, USA.
  13. M. J. S. Smith, Application Specific Integrated Circuits, Pearson Education Asia, Singapore, 2003.
  14. G. Seetharaman, B. Venkataramani, and G. Lakshminarayanan, “Design and FPGA implementation of self tuned wave-pipelined filters,” IETE Journal of Research, vol. 52, no. 4, pp. 281–286, 2006. View at Google Scholar
  15. G. Seetharaman and B. Venkataramani, “SOC implementation of wave-pipelined circuits,” in Proceedings of IEEE International Conference on Field-Programmable Technology (ICFPT '07), pp. 9–16, Kitakyushu, Japan, December 2007. View at Publisher · View at Google Scholar