A Phase-Locked Loop with 30% Jitter Reduction Using Separate Regulators

Figure 1

The block diagram of the proposed PLL.