Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2008
/
Article
/
Fig 6
/
Research Article
Fine Control of Local Whitespace in Placement
Figure 6
ICCAD 2004 IBM-MSwPins benchmark [
27
] ibm01 before (left) and after (right) optimal whitespace allocation via network flows. The HPWL improvement for this placement is 2.61% and takes only 10 CPU seconds.
(a)
(b)