Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2008, Article ID 517919, 10 pages
http://dx.doi.org/10.1155/2008/517919
Research Article

Fine Control of Local Whitespace in Placement

1Department of EECS, University of Michigan, 2260 Hayward Avenue, Ann Arbor, MI 48109-2121, USA
2IBM Austin Research Lab, IBM Corporation, 11501 Burnet Road, Austin, TX 78758, USA

Received 1 November 2007; Revised 16 May 2008; Accepted 4 August 2008

Academic Editor: Spyros Tragoudas

Copyright © 2008 Jarrod A. Roy et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. P. Azzoni, M. Bertoletti, N. Dragone, F. Fummi, C. Guardiani, and W. Vendraminetto, “Yield-aware placement optimization,” in Proceedings of Design, Automation & Test in Europe (DATE '07), pp. 1232–1237, Nice, France, April 2007. View at Publisher · View at Google Scholar
  2. S. Hu and J. Hu, “Pattern sensitive placement for manufacturability,” in Proceedings of International Symposium on Physical Design (ISPD '07), pp. 27–34, Austin, Tex, USA, March 2007. View at Publisher · View at Google Scholar
  3. M. Cho, D. Z. Pan, H. Xiang, and R. Puri, “Wire density driven global routing for CMP variation and timing,” in Proceedings of International Conference on Computer-Aided Design (ICCAD '06), pp. 487–492, San Jose, Calif, USA, November 2006. View at Publisher · View at Google Scholar
  4. “TSMC: Silicon Success,” http://www.tsmc.com/download/enliterature/html-newsletter/September03/InDepth/index.html.
  5. C. J. Alpert, S. K. Karandikar, Z. Li et al., “Techniques for fast physical synthesis,” Proceedings of the IEEE, vol. 95, no. 3, pp. 573–599, 2007. View at Publisher · View at Google Scholar
  6. C. J. Alpert, G.-J. Nam, and P. G. Villarrubia, “Effective free space management for cut-based placement via analytical constraint generation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 10, pp. 1343–1353, 2003. View at Publisher · View at Google Scholar
  7. S. N. Adya, I. L. Markov, and P. G. Villarrubia, “On whitespace and stability in mixed-size placement and physical synthesis,” in Proceedings of International Conference on Computer-Aided Design (ICCAD '03), pp. 311–318, San Jose, Calif, USA, November 2003. View at Publisher · View at Google Scholar
  8. A. E. Caldwell, A. B. Kahng, and I. L. Markov, “Hierarchical whitespace allocation in top-down placement,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 11, pp. 716–724, 2003. View at Google Scholar
  9. X. Tang, R. Tian, and M. D. R. Wong, “Optimal redistribution of white space for wire length minimization,” in Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC '05), vol. 1, pp. 412–417, Shanghai, China, January 2005. View at Publisher · View at Google Scholar
  10. J. Cong, M. Romesis, and J. R. Shinnerl, “Robust mixed-size placement under tight white space constraints,” in Proceedings of International Conference on Computer-Aided Design (ICCAD '05), pp. 165–172, San Jose, Calif, USA, November 2005. View at Publisher · View at Google Scholar
  11. N. Selvakkumaran, P. N. Parakh, and G. Karypis, “Perimeter-degree: a priori metric for directly measuring and homogenizing interconnection complexity in multilevel placement,” in Proceedings of the 5th International Workshop on System-Level Interconnect Prediction (SLIP '03), pp. 53–59, Monterey, Calif, USA, April 2003.
  12. G.-J. Nam, “ISPD 2006 placement contest: benchmark suite and results,” in Proceedings of International Symposium on Physical Design (ISPD '06), p. 167, San Jose, Calif, USA, April 2006.
  13. J. A. Roy and I. L. Markov, “ECO-system: embracing the change in placement,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 12, pp. 2173–2185, 2007. View at Publisher · View at Google Scholar
  14. J. A. Roy and I. L. Markov, “Seeing the forest and the trees: steiner wirelength optimization in placement,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 4, pp. 632–644, 2007. View at Publisher · View at Google Scholar
  15. A. N. Ng, I. L. Markov, R. Aggarwal, and V. Ramachandran, “Solving hard instances of floorplacement,” in Proceedings of International Symposium on Physical Design (ISPD '06), pp. 170–177, San Jose, Calif, USA, April 2006.
  16. X. Yang, B.-K. Choi, and M. Sarrafzadeh, “Routability driven white space allocation for fixed-die standard-cell placement,” in Proceedings of International Symposium on Physical Design (ISPD '02), pp. 42–47, Del Mar, Calif, USA, April 2002.
  17. C. Li, M. Xie, C.-K. Koh, J. Cong, and P. H. Madden, “Routability-driven placement and white space allocation,” in Proceedings of International Conference on Computer-Aided Design (ICCAD '04), pp. 394–401, San Jose, Calif, USA, November 2004.
  18. A. E. Caldwell, A. B. Kahng, and I. L. Markov, “Optimal partitioners and end-case placers for standard-cell layout,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 11, pp. 1304–1313, 2000. View at Publisher · View at Google Scholar
  19. U. Brenner and J. Vygen, “Faster optimal single-row placement with fixed ordering,” in Proceedings of Design, Automation & Test in Europe (DATE '00), pp. 117–121, Paris, France, March 2000. View at Publisher · View at Google Scholar
  20. S. Reda and A. Chowdhary, “Effective linear programming based placement methods,” in Proceedings of International Symposium on Physical Design (ISPD '06), pp. 186–191, San Jose, Calif, USA, April 2006.
  21. A. V. Goldberg, “An efficient implementation of a scaling minimum-cost flow algorithm,” Journal of Algorithms, vol. 22, no. 1, pp. 1–29, 1997. View at Google Scholar
  22. C. Albrecht, “IWLS 2005 Benchmarks,” June 2005, http://iwls.org/iwls2005/benchmarks.html.
  23. T. F. Chan, J. Cong, J. R. Shinnerl, K. Sze, and M. Xie, “mPL6: enhanced multilevel mixed-size placement,” in Proceedings of International Symposium on Physical Design (ISPD '06), pp. 212–214, San Jose, Calif, USA, April 2006. View at Publisher · View at Google Scholar
  24. J. A. Roy, S. N. Adya, D. A. Papa, and I. L. Markov, “Min-cut floorplacement,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 7, pp. 1313–1326, 2006. View at Publisher · View at Google Scholar
  25. J. Cong and G. Luo, “Highly efficient gradient computation for density-constrained analytical placement methods,” in Proceedings of International Symposium on Physical Design (ISPD '08), pp. 39–46, Portland, Ore, USA, April 2008. View at Publisher · View at Google Scholar
  26. J. Cong and M. Xie, “A robust detailed placement for mixed-size IC designs,” in Proceedings 11th Asia and South Pacific Design Automation Conference (ASP-DAC '06), pp. 188–194, Yokohama, Japan, January 2006.
  27. S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa, and I. L. Markov, “Unification of partitioning, placement and floorplanning,” in Proceedings of International Conference on Computer-Aided Design (ICCAD '04), pp. 550–557, San Jose, Calif, USA, November 2004.
  28. T.-C. Chen, M. Cho, D. Z. Pan, and Y.-W. Chang, “Metal-density driven placement for CMP variation and routability,” in Proceedings of International Symposium on Physical Design (ISPD '08), pp. 31–38, Portland, Ore, USA, April 2008. View at Publisher · View at Google Scholar