Table of Contents
VLSI Design
Volume 2008, Article ID 596146, 9 pages
http://dx.doi.org/10.1155/2008/596146
Research Article

Choice of a High-Level Fault Model for the Optimization of Validation Test Set Reused for Manufacturing Test

1Grenoble Institute of Technology (LCIS), 50 Rue B. de Laffemas, BP54, 26092 Valence Cedex 9, France
2STMicroelectronics, 850 Rue Jean Monnet, 38926 Crolles Cedex, France

Received 11 October 2007; Accepted 9 April 2008

Academic Editor: Bozena Kaminska

Copyright © 2008 Yves Joannon et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. Y. Joannon, V. Beroulle, R. Khouri, C. Robach, S. Tedjini, and J.-L. Carbonero, “Using of behavioral level AMS & RF simulation for validation test set optimization,” in Proceedings of the 6th Workshop on Test of Wireless Circuits and Systems (WTW '07), pp. 62–67, Berkeley, Calif, USA, May 2007.
  2. IEEE 1076.1 workgroup, “Language Reference Manual,” http://www.vhdl.org/analog.
  3. Y. Joannon, V. Beroulle, R. Khouri, C. Robach, S. Tedjini, and J.-L. Carbonero, “Behavioral modeling of WCDMA transceiver with VHDL-AMS language,” in Proceedings of the 9th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS '06), pp. 111–116, Prague, Czech Republic, April 2006. View at Publisher · View at Google Scholar
  4. K. S. Kundert and O. Zinke, The Designer's Guide to Verilog AMS, Kluwer Academic Publishers, Boston, Mass, USA, 2004.
  5. MENTOR GRAPHICS, “CommLib RF VHDL-AMS Library,” Manual, October 2005.
  6. K. Saab, N. Ben-Hamida, and B. Kaminska, “Parametric fault simulation and test vector generation,” in Proceedings of the Design, Automation and Test in Europe Conference & Exhibition (DATE '00), pp. 650–656, Paris, France, March 2000. View at Publisher · View at Google Scholar
  7. A. Khouas and A. Derieux, “Methodology for fast and accurate analog production test optimization,” in Proceedings of the 5th IEEE International Mixed Signal Testing Workshop (IMSTW '99), pp. 215–219, Whistler, Canada, June 1999.
  8. M. W. Tian and C.-J. Richard Shi, “Worst case tolerance analysis of linear analog circuits using sensitivity bands,” IEEE Transactions on Circuits and Systems I, vol. 47, no. 8, pp. 1138–1145, 2000. View at Publisher · View at Google Scholar