Research Article

Wave Pipelining Using Self Reset Logic

Figure 6

Pulses of the same data wave, with phase shift between input and output register clocks.
738983.fig.006