Fully Pipelined Parallel Architecture for Candidate Block and Pixel-Subsampling-Based Motion Estimation

Figure 11

Block diagram of the SAD and MV Computation Unit (SMCU).