VLSI Design

Research Article

Fully Pipelined Parallel Architecture for Candidate Block and Pixel-Subsampling-Based Motion Estimation

Figure 6

Selection of candidate blocks.
90410.fig.006