Integrated VCOs for Medical Implant Transceivers

Figure 2

PLL architecture, (a) block diagram for the PLL with calibration, (b) down conversion of the adjacent channel by the phase noise.

(a)

(b)