Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2009, Article ID 415646, 10 pages
http://dx.doi.org/10.1155/2009/415646
Research Article

Low-Cost Allocator Implementations for Networks-on-Chip Routers

Department of Electronic Engineering, The Chinese University of Hong Kong, Shatin, Hong Kong

Received 24 June 2009; Revised 18 October 2009; Accepted 19 December 2009

Academic Editor: Maurizio Palesi

Copyright © 2009 Min Zhang and Chiu-Sing Choy. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. “ITRS, International Technology Roadmap for Semiconductors,” 2007.
  2. J. D. Owens, W. J. Dally, R. Ho, D. N. Jayashima, S. W. Keckler, and L.-S. Peh, “Research challenges for on-chip interconnection networks,” IEEE Micro, vol. 27, no. 5, pp. 96–108, 2007. View at Publisher · View at Google Scholar · View at Scopus
  3. S.-J. Lee, K. Lee, and H.-J. Yoo, “Analysis and implementation of practical, cost-effective networks on chips,” IEEE Design and Test of Computers, vol. 22, no. 5, pp. 422–433, 2005. View at Publisher · View at Google Scholar · View at Scopus
  4. U. Y. Ogras and R. Marculescu, ““It's a small world after all”: NoC performance optimization via long-range link insertion,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 7, pp. 693–706, 2006. View at Publisher · View at Google Scholar · View at Scopus
  5. R. Mullins, A. West, and S. Moore, “Low-latency virtual-channel routers for on-chip networks,” in Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA '04), vol. 31, pp. 188–197, Munich, Germany, June 2004. View at Scopus
  6. L.-S. Peh and W. J. Dally, “Delay model and speculative architecture for pipelined routers,” in Proceedings o the 7th International Symposium on High-Performance Computer Architecture, pp. 255–266, October 2001. View at Scopus
  7. M. Zhang and C.-S. Choy, “Low-cost VC allocator design for virtual channel wormhole routers in networks-on-chip,” in Proceedings of the 2nd IEEE International Symposium on Networks-On-Chip (NOCS '08), pp. 207–208, April 2008. View at Publisher · View at Google Scholar · View at Scopus
  8. W. J. Dally, “Virtual-channel flow control,” in Proceedings of the 17th Annual Symposium on Computer Architecture, pp. 60–68, Seattle, Wash, USA, May 1990.
  9. Z. Lu, M. Liu, and A. Jantsch, “Layered switching for networks on chip,” in Proceedings of the 44th ACM/IEEE Design Automation Conference (DAC '07), pp. 122–127, San Diego, Calif, USA, June 2007. View at Publisher · View at Google Scholar · View at Scopus
  10. C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das, “ViChaR: a dynamic virtual channel regulator for network-on-hip routers,” in Proceedings of the 39th Annual International Symposium on Microarchitecture (MICRO '06), pp. 333–346, Orlando, Fla, USA, December 2006. View at Publisher · View at Google Scholar · View at Scopus
  11. H. S. Wang, L. S. Peh, and S. Malik, “Power-driven design of router microarchitectures in on-chip networks,” in Proceedings of the International Symposium on Microarchitecture, pp. 105–116, 2003.
  12. J. Hu, U. Y. Ogras, and R. Marculescu, “System-level buffer allocation for application-specific networks-on-chip router design,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 12, pp. 2919–2933, 2006. View at Publisher · View at Google Scholar · View at Scopus
  13. Z. Lu and A. Jantsch, “Admitting and ejecting flits in wormhole-switched networks on chip,” IET Computers and Digital Techniques, vol. 1, no. 5, pp. 546–556, 2007. View at Publisher · View at Google Scholar · View at Scopus
  14. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann, San Francisco, Calif, USA, 2004.