Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2009
/
Article
/
Fig 4
/
Research Article
Reduced Voltage Scaling in Clock Distribution Networks
Figure 4
Spine and load circuit.
