VLSI Design

Research Article

Reduced Voltage Scaling in Clock Distribution Networks

Figure 7

Proposed active power with different voltages/frequency.
679853.fig.007