Architectures and Arithmetic for Low Static Power Consumption in Nanoscale CMOS

<table>Static power ratio for the bit-serial as well as the 2-bit digit-serial arithmetic, in the complete filters.</table>

VLSI Design

Figure 12: Architectures and Arithmetic for Low Static Power Consumption in Nanoscale CMOS 