Architectures and Arithmetic for Low Static Power Consumption in Nanoscale CMOS

<table>Static power ratio for the arithmetic part of the bit-serial as well as the 2-bit digit-serial arithmetic.</table>

VLSI Design

Figure 14: Architectures and Arithmetic for Low Static Power Consumption in Nanoscale CMOS 