Architectures and Arithmetic for Low Static Power Consumption in Nanoscale CMOS

Figure 2

Bit-serial versus bit-parallel power consumption for addition of 12-bit words.