Architectures and Arithmetic for Low Static Power Consumption in Nanoscale CMOS

Figure 4

Effects on lowering the supply voltage for bit-serial versus bit-parallel architectures for addition of 12-bit words.