Dynamic CMOS Load Balancing and Path Oriented in Time Optimization Algorithms to Minimize Delay Uncertainties from Process Variations

Figure 2

Delay distribution of two paths in 2-b WBTC.