Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2010, Article ID 297083, 12 pages
http://dx.doi.org/10.1155/2010/297083
Research Article

Local Biasing and the Use of Nullator-Norator Pairs in Analog Circuits Designs

Department of Electrical Engineering, Northern Illinois University, DeKalb, IL 60115, USA

Received 9 April 2009; Accepted 8 December 2009

Academic Editor: Benjamin J. Blalock

Copyright © 2010 Reza Hashemian. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. R. C. Jaeger and T. N. Blalock, Microelectronic Circuit Design, McGraw-Hill, New York, NY, USA, 3rd edition, 2008.
  2. R. J. Baker, CMOS, Circuit Design, Layout, and Simulation, IEEE Press, Wiley Interscience, New York, NY, USA, 2nd edition, 2008.
  3. C. J. Verhoeven, A. van Staveren, G. L. E. Monna, M. H. L. Kouwenhoven, and E. Yildiz, Structured Electronic Design: Negative-Feedback Amplifiers, Kluwer Academic Publishers, Dordrecht, The Netherlands, 2003.
  4. R. Hashemian, “Analog circuit design with linearized DC biasing,” in Proceedings of IEEE International Conference on Electro Information Technology, pp. 285–289, East Lansing, Mich, USA, May 2006. View at Publisher · View at Google Scholar · View at Scopus
  5. R. Hashemian, “Designing analog circuits with reduced biasing power,” in Proceedings of the 13th IEEE International Conference on Electronics, Circuits, and Systems (ICECS '06), pp. 1069–1072, Nice, France, December 2006. View at Publisher · View at Google Scholar · View at Scopus
  6. T. L. Pillage, R. A. Rohrer, and C. Visweswariah, Electronic Circuit & System Simulation Methods, McGraw-Hill, New York, NY, USA, 1995.
  7. R. Kumar and R. Senani, “Bibliography on Nullor and their applications in circuit analysis, synthesis and design,” in Analog Integrated Circuit and Signal Processing, Kluwer Academic Publishers, Dordrecht, The Netherlands, 2002. View at Google Scholar
  8. H. Schmid, “Approximating the universal active element,” IEEE Transactions on Circuits and Systems II, vol. 47, no. 11, pp. 1160–1169, 2000. View at Publisher · View at Google Scholar · View at Scopus
  9. E. Tlelo-Cuautle, M. A. Duarte-Villaseñor, C. A. Reyes-García et al., “Designing VFs by applying genetic algorithms from nullator-based descriptions,” in Proceedings of the European Conference on Circuit Theory and Design (ECCTD '07), pp. 555–558, Seville, Spain, August 2008. View at Publisher · View at Google Scholar · View at Scopus
  10. E. Teleo-Cuautle and L. A. Sarmiento-Reyes, “Biasing analog circuits using the nullor concept,” in Proceedings of the Southwest Symposium on Mixed-Signal Design (SSMSD '00), San Diego, California, USA, February 2000.
  11. E. Tlelo-Cuautle, “An efficient biasing technique suitable for any kind of the four basic amplifiers designed at nullor level,” in Proceedings of IEEE International Symposium on Circuits and Systems, vol. 3, pp. 535–538, Phoenix, Ariz, USA, May 2002. View at Scopus
  12. D. G. Haigh, T. J. W. Clarke, and P. M. Radmore, “Symbolic framework for linear active circuits based on port equivalence using limit variables,” IEEE Transactions on Circuits and Systems I, vol. 53, no. 9, pp. 2011–2024, 2006. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  13. D. G. Haigh and P. M. Radmore, “Admittance matrix models for the nullor using limit variables and their application to circuit design,” IEEE Transactions on Circuits and Systems I, vol. 53, no. 10, pp. 2214–2223, 2006. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  14. D. G. Haigh, “A method of transformation from symbolic transfer function to active-RC circuit by admittance matrix expansion,” IEEE Transactions on Circuits and Systems I, vol. 53, no. 12, pp. 2715–2728, 2006. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  15. C. Beccari, Transmission Zeros, Departimento di Electronica, Turin Instisute of Technology, Turino, Italy, 2001.
  16. R. Hashemian, “Hybrid equivalent circuit, an alternative to thevenin and norton equivalents, its properties and applications,” in Proceedings of IEEE International Midwest Symposium on Circuits and Systems, Cancun, Mexico, August 2009.
  17. R. Hashemian, “Local biasing and the use of nullator-norator pairs in analog circuits designs,” in Proceedings of the Midwest Symposium on Circuits and Systems, pp. 466–469, Knoxville, Tenn, USA, August 2008. View at Publisher · View at Google Scholar · View at Scopus