Post-CTS Delay Insertion

Figure 4

Integrated Circuit Design flow.

(a) Traditional clock skew scheduling design flow

(b) Design flow with proposed post-CTS stage