Post-CTS Delay Insertion

Figure 6

Clock period optimization results.

(a) Normalised clock period reduction with increasing $k_1$ and $k_2$

(b) Clock period improvement with increasing $k_1$ and $k_2$