Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2010
/
Article
/
Fig 6
/
Research Article
Error Immune Logic for Low-Power Probabilistic Computing
Figure 6
δ
versus
ϵ
for a NAND2 gate and an XOR2 gate.