Error Immune Logic for Low-Power Probabilistic Computing

Figure 8

Circuit diagram of “f28” or “mirror” full-adder. Minority gate circuit used for the carry-out function of the 40-transistor adder as well is shown.