VLSI Design

Research Article

Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs

Figure 10

Simulated linearity: (a) DNL and (b) INL.
706548.fig.0010a
(a)
706548.fig.0010b
(b)