Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs

Figure 2

(a) ($b_M+b_L$)-bit SC array, (b) ($b_M+b_L$)-bit SSC array.

(a)

(b)