Implementation of Hardware-Accelerated Scalable Parallel Random Number Generators

<table><math id="M158" xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi>π</mi></mrow></math>-estimator for Cray XD1.</table>

VLSI Design

Figure 7: Implementation of Hardware-Accelerated Scalable Parallel Random Number Generators 