Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
+
Journal Menu
Table of Contents
Special Issues
Submit
VLSI Design
/
2010
/
Article
/
Tab 2
Research Article
A Pipelined and Parallel Architecture for Quantum Monte Carlo Simulations on FPGAs
Table 2
BlockRAM Usage by the Lookup Tables.
BlockPos
BlockPE
BlockWF
x
/(
a
1 and
a
2)
16 KB (8)
18 KB (10)
18 KB (10)
y
/(
b
1 and
b
2)
16 KB (8)
18 KB (10)
18 KB (10)
z
/(
c
1 and
c
2)
16 KB (8)
18 KB (10)
18 KB (10)
Total
48 KB (24)
54 KB (30)
54 KB (30)