A Pipelined and Parallel Architecture for Quantum Monte Carlo Simulations on FPGAs

<div class="floats-full-page floats-full-page-other"><h2>Table 2</h2><div class="floats-full-page-caption">BlockRAM Usage by the Lookup Tables.</div><div class="floats-full-page-content"><table class="table-group" id="tab2"><tr><td><table class="table"><tr><td class="thead-hr" colspan="4"><hr /></td></tr><tr class="thead"><td align="left"></td><td align="center"><i>BlockPos</i></td><td align="center"><i>BlockPE</i></td><td align="center"><i>BlockWF</i></td></tr><tr><td class="thead-hr" colspan="4"><hr /></td></tr><tr><td align="left"><math id="M44" xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi>x</mi></mrow></math>/(<i>a</i>1 and <i>a</i>2)</td><td align="center">16 KB (8)</td><td align="center">18 KB (10)</td><td align="center">18 KB (10)</td></tr><tr><td align="left"><math id="M45" xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi>y</mi></mrow></math>/(<i>b</i>1 and <i>b</i>2)</td><td align="center">16 KB (8)</td><td align="center">18 KB (10)</td><td align="center">18 KB (10)</td></tr><tr><td align="left"><math id="M46" xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi>z</mi></mrow></math>/(<i>c</i>1 and <i>c</i>2)</td><td align="center">16 KB (8)</td><td align="center">18 KB (10)</td><td align="center">18 KB (10) </td></tr><tr><td align="center" colspan="4"><hr /></td></tr><tr><td align="left">Total</td><td align="center">48 KB (24)</td><td align="center">54 KB (30)</td><td align="center">54 KB (30)</td></tr><tr class="table-tr"><td colspan="4"><hr class="tbody-hr" /></td></tr></table></td></tr></table></div></div>

Table 2 | A Pipelined and Parallel Architecture for Quantum Monte Carlo Simulations on FPGAs

title

Table 2: A Pipelined and Parallel Architecture for Quantum Monte Carlo Simulations on FPGAs

description

Table 2

About this journal

Journal profile

Meet the editorial board

Editor spotlight

Submit your proposal

Do you think there is an emerging area of research that really needs to be highlighted? Or an existing research area that has been overlooked or would benefit from deeper investigation? Raise the profile of a research area by leading a Special Issue.

VLSI Design

A Pipelined and Parallel Architecture for Quantum Monte Carlo Simulations on FPGAs

Table 2