VLSI Design

Research Article

A Low-Power Digitally Controlled Oscillator for All Digital Phase-Locked Loops

Figure 18

Output clock jitter (DCO @ 700 MHz)
946710.fig.0018