Review Article

Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications

Figure 10

Barrier lowering (BL) resulting in threshold voltage roll-off with channel length reduction [4].
178516.fig.0010