Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications

Figure 15

Simulated delay of a CMOS inverter is shown at nominal 𝑉_dd and at 250 mV [16].