Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications

Figure 29

Excellent roll-off behavior achieved for sub-50-nm bulk devices with localized halo ISE structures [35].