Review Article

Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications

Figure 4

Design rules of planar Si transistors for the 32 nm technology node [7].
178516.fig.004