Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2011
/
Article
/
Fig 4
/
Review Article
Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications
Figure 4
Design rules of planar Si transistors for the 32 nm technology node [
7
].