Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2011
/
Article
/
Fig 3
/
Research Article
CONTANGO: Integrated Optimization of SoC Clock Networks
Figure 3
An illustration of our detouring algorithm. Small solid circle indicates the source of detour, and larger circles indicate sinks. The detour is shown with red dotted lines.