A Methodology for Generation of Performance Models for the Sizing of Analog High-Level Topologies

<table>Nonlinear relation between the sample space and the input and output space.</table>

VLSI Design

Figure 2: A Methodology for Generation of Performance Models for the Sizing of Analog High-Level Topologies 