VLSI Design

Research Article

Buffer Planning for IP Placement Using Sliced-LFF

Figure 1

A typical LFF packing process.
530851.fig.001a
(a)
530851.fig.001b
(b)
530851.fig.001c
(c)
530851.fig.001d
(d)