Research Article

Buffer Planning for IP Placement Using Sliced-LFF

Figure 5

2-D feasible region.
530851.fig.005