VLSI Design

VLSI Design / 2011 / Article / Fig 12

Research Article

Vertical Gate RF SOI LIGBT for SPICs with Significantly Improved Latch-Up Immunity

Figure 12

2D distribution of hole current along the cross-section of the proposed device in the breakdown state at room temperature.
548546.fig.0012