VLSI Design

VLSI Design / 2011 / Article / Fig 15

Research Article

Vertical Gate RF SOI LIGBT for SPICs with Significantly Improved Latch-Up Immunity

Figure 15

2D distribution of hole current along the cross-section of the proposed device in the on state at room temperature.
548546.fig.0015