Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2011
/
Article
/
Fig 10
/
Research Article
Finding the Energy Efficient Curve: Gate Sizing for Minimum Power under Delay Constraints
Figure 10
Activity effect on sizing the path from a to end is timing critical, and the activity of input b is varied.