Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design

Figure 21

Majority function-based adder design 2 (PMajFA2).