Research Article

9T Full Adder Design in Subthreshold Region

Figure 4

Power-delay product with increasing input voltage.
248347.fig.004