Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2012
/
Article
/
Fig 4
/
Research Article
9T Full Adder Design in Subthreshold Region
Figure 4
Power-delay product with increasing input voltage.