Automatic Generation of Optimized and Synthesizable Hardware Implementation from High-Level Dataflow Programs

<table>Resulting FSM transformation.</table>

VLSI Design

Figure 10: Automatic Generation of Optimized and Synthesizable Hardware Implementation from High-Level Dataflow Programs 