Research Article

Automatic Generation of Optimized and Synthesizable Hardware Implementation from High-Level Dataflow Programs

Figure 8

FSM with created initial state.
298396.fig.008